


INTEL CPU
Merom Yonah Celeron
Socket M

PCB Number : 05245




HISTORY

Y4A PCI Routing

	IRQ	IDSEL	REQ/GNT	Device No.	REMARK
RTL8100CL	INT_PIRQH#	PCI_AD23	PCI_GNT#2/REQ#2	7	
R5C832	INT_PIRQE#				
	INT_PIRQG#				
	INT_SERIRQ				
		PCI_AD17	PCI_GNT#0/REQ#0	1	INTA# CARD READER INTB# IEEE1394

PCB STACK






POWER PLANE

CPU
VCC_CORE__S0,
1D5V_S0,
1D05V_S0



NB
1D2V_S0,
1D8V_S0,
1D05_S0

SB
1D8V_S0,
3D3V_SB_S0,
3D3V_SB_S5,
5V_S0


EXTERNAL CLOCK GENERATOR







SB





Place close to clock generator





MINI CARD CLK





NB CLK




SB CLK



MINI CARD CLK



Y4B





YONAH FREQUENCY SELECT TABLE(MHz)

BSEL2	BSEL1	BSEL0	CPU FREQ
0	0	1	133
0	1	1	166
0	1	0	Reserved
0	0	0	-----

FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.





U28A

PART 1 OF 6

ADDRESS

DATA

CONTROL

MISC.

P-4 AGTL+ I/F

U28A

15 SUS_STAT#

NB_451M_RST#

H9

4809R2F-GP

2409R2F-L-GP

A24

B24

N23

N22

W23

W22

D24

AN7

AM7

B11

TESTMODE

THERMALDIODE_P

THERMALDIODE_N

CPU_A3#

CPU_A4#

CPU_A5#

CPU_A6#

CPU_A7#

CPU_A8#

CPU_A9#

CPU_A10#

CPU_A11#

CPU_A12#

CPU_A13#

CPU_A14#

CPU_A15#

CPU_A16#

CPU_REQ0#

CPU_REQ1#

CPU_REQ2#

CPU_REQ3#

CPU_REQ4#

CPU_A17#

CPU_A18#

CPU_A19#

CPU_A20#

CPU_A21#

CPU_A22#

CPU_A23#

CPU_A24#

CPU_A25#

CPU_A26#

CPU_A27#

CPU_A28#

CPU_A29#

CPU_A30#

CPU_A31#

NC#AB24

NC#AC25

CPU_ADS#

CPU_BNR#

CPU_BPRI#

CPU_DEFER#

CPU_DRDY#

CPU_DBSY#

CPU_LOCK#

CPU_CPRST#

CPU_RS0#

CPU_RS1#

CPU_RS0#

CPU_BR0#

CPU_TRDY#

CPU_HTT#

CPU_HTM#

RESERVED2

RESERVED1

RESERVED0

SUS_STAT#

451M_RST#

POWERGOOD

CPU_COMP_P

CPU_COMP_N

CPVDD

CPVSS

MPVDD

MPVSS

CPU_VREF

THERMALDIODE_P

THERMALDIODE_N

TESTMODE

CPU_D0#

CPU_D1#

CPU_D2#

CPU_D3#

CPU_D4#

CPU_D5#

CPU_D6#

CPU_D7#

CPU_D8#

CPU_D9#

CPU_D10#

CPU_D11#

CPU_D12#

CPU_D13#

CPU_D14#

CPU_D15#

CPU_DBI0#

CPU_DSTB0N#

CPU_DSTB0P#

CPU_D16#

CPU_D17#

CPU_D18#

CPU_D19#

CPU_D20#

CPU_D21#

CPU_D22#

CPU_D23#

CPU_D24#

CPU_D25#

CPU_D26#

CPU_D27#

CPU_D28#

CPU_D29#

CPU_D30#

CPU_D31#

CPU_DBI1#

CPU_DSTB1N#

CPU_DSTB1P#

CPU_D32#

CPU_D33#

CPU_D34#

CPU_D35#

CPU_D36#

CPU_D37#

CPU_D38#

CPU_D39#

CPU_D40#

CPU_D41#

CPU_D42#

CPU_D43#

CPU_D44#

CPU_D45#

CPU_D46#

CPU_D47#

CPU_DBI2#

CPU_DSTB2N#

CPU_DSTB2P#

CPU_D48#

CPU_D49#

CPU_D50#

CPU_D51#

CPU_D52#

CPU_D53#

CPU_D54#

CPU_D55#

CPU_D56#

CPU_D57#

CPU_D58#

CPU_D59#

CPU_D60#

CPU_D61#

CPU_D62#

CPU_D63#

CPU_DBI3#

CPU_DSTB3N#

CPU_DSTB3P#

H D#0

H D#1

H D#2

H D#3

H D#4

H D#5

H D#6

H D#7

H D#8

H D#9

H D#10

H D#11

H D#12

H D#13

H D#14

H D#15

H D#16

H D#17

H D#18

H D#19

H D#20

H D#21

H D#22

H D#23

H D#24

H D#25

H D#26

H D#27

H D#28

H D#29

H D#30

H D#31

H D#32

H D#33

H D#34

H D#35

H D#36

H D#37

H D#38

H D#39

H D#40

H D#41

H D#42

H D#43

H D#44

H D#45

H D#46

H D#47

H D#48

H D#49

H D#50

H D#51

H D#52

H D#53

H D#54

H D#55

H D#56

H D#57

H D#58

H D#59

H D#60

H D#61

H D#62

H D#63

H D#64

H D#65

H D#66

H D#67

H D#68

H D#69

H D#70

H D#71

H D#72

H D#73

H D#74

H D#75

H D#76

H D#77

H D#78

H D#79

H D#80

H D#81

H D#82

H D#83

H D#84</

TESTMODE	NB MODE
LOW	NORMAL MODE
HIGH	TEST MODE

11,12 MB_ADDR[14..0] << MB_ADDR[14..0]
11,12 MB_BA[2..0] << MB_BA[2..0]
11 MB_DM[7..0] << MB_DM[7..0]
11 MB_DQS[7..0] << MB_DQS[7..0]
11 MB_DQS# [7..0] << MB_DQS# [7..0]
11 MB_DAT[63..0] << MB_DAT[63..0]

11,12 MB_RAS# << MB_RAS#
11,12 MB_CAS# << MB_CAS#
11,12 MB_WE# << MB_WE#

SB

11 MB_CLKOUT#0 << MB_CLKOUT#0
11 MB_CLKOUT#1 << MB_CLKOUT#1
11 MB_CLKOUT#2 << MB_CLKOUT#2
11 MB_CLKOUT#3 << MB_CLKOUT#3
11 MB_CLKOUT#4 << MB_CLKOUT#4

11,12 MB_CKE0 << MB_CKE0
11,12 MB_CKE1 << MB_CKE1
11,12 MB_CKE2 << MB_CKE2
11,12 MB_CKE3 << MB_CKE3

11,12 MB_CS#0 << MB_CS#0
11,12 MB_CS#1 << MB_CS#1
11,12 MB_CS#2 << MB_CS#2
11,12 MB_CS#3 << MB_CS#3

MB_ADDR0 AN20
MB_ADDR1 AJ19
MB_ADDR2 AM19
MB_ADDR3 AN19
MB_ADDR4 AK18
MB_ADDR5 AM18
MB_ADDR6 AM18
MB_ADDR7 AM16
MB_ADDR8 AL16
MB_ADDR9 AH15
MB_ADDR10 AM20
MB_ADDR11 AJ15
MB_ADDR12 AN15
MB_ADDR13 AM24
MB_ADDR14 AK15

MB_BA0 AM21
MB_BA1 AK20
MB_BA2 AM15

MB_DM0 AJ13
MB_DM1 AM10
MB_DM2 AH17
MB_DM3 AF23
MB_DM4 AH28
MB_DM5 AM29
MB_DM6 AK33
MB_DM7 AE32

MB_DQS0 AE12
MB_DQS1 AN11
MB_DQS2 AF19
MB_DQS3 AJ23
MB_DQS4 AE27
MB_DQS5 AN30
MB_DQS6 AJ33
MB_DQS7 AD33

MB_DQS#0 AD12
MB_DQS#1 AM11
MB_DQS#2 AF17
MB_DQS#3 AH23
MB_DQS#4 AE26
MB_DQS#5 AM30
MB_DQS#6 AJ32
MB_DQS#7 AD32

MB_CLKOUT#0 AC24
MB_CLKOUT#1 AE25
MB_CLKOUT#2 AE15
MB_CLKOUT#3 AF15
MB_CLKOUT#4 AE29
MB_CLKOUT#5 AE30
MB_CLKOUT#6 AE23
MB_CLKOUT#7 AD23

MB_CKE0 AN14
MB_CKE1 AM14
MB_CKE2 AN13
MB_CKE3 AK13

MB_CS#0 AM22C
MB_CS#1 AN24C
MB_CS#2 AN22C
MB_CS#3 AM25C


MB_ODT0 AK24
MB_ODT1 AK26
MB_ODT2 AL25
MB_ODT3 AN26

RC415MD-GP

MEM_B I/F

PART 3 OF 6




MEM_DQ0 AH11
MEM_DQ1 AG12
MEM_DQ2 AE13
MEM_DQ3 AF13
MEM_DQ4 AJ11
MEM_DQ5 AJ12
MEM_DQ6 AH12
MEM_DQ7 AG13
MEM_DQ8 AM9
MEM_DQ9 AN10
MEM_DQ10 AM12
MEM_DQ11 AM13
MEM_DQ12 AN9
MEM_DQ13 AK9
MEM_DQ14 AK11
MEM_DQ15 AL12
MEM_DQ16 AE19
MEM_DQ17 AH19
MEM_DQ18 AJ21
MEM_DQ19 AK22
MEM_DQ20 AE17
MEM_DQ21 AJ17
MEM_DQ22 AF21
MEM_DQ23 AE21
MEM_DQ24 AF22
MEM_DQ25 AJ22
MEM_DQ26 AG25
MEM_DQ27 AH25
MEM_DQ28 AH21
MEM_DQ29 AG22
MEM_DQ30 AG23
MEM_DQ31 AJ25
MEM_DQ32 AG26
MEM_DQ33 AJ29
MEM_DQ34 AH29
MEM_DQ35 AJ30
MEM_DQ36 AH26
MEM_DQ37 AJ28
MEM_DQ38 AF28
MEM_DQ39 AM28
MEM_DQ40 AL29
MEM_DQ41 AL31
MEM_DQ42 AM31
MEM_DQ43 AK28
MEM_DQ44 AN28
MEM_DQ45 AK30
MEM_DQ46 AN31
MEM_DQ47 AL32
MEM_DQ48 AK32
MEM_DQ49 AH33
MEM_DQ50 AH32
MEM_DQ51 AM32
MEM_DQ52 AL33
MEM_DQ53 AG33
MEM_DQ54 AG32
MEM_DQ55 AF32
MEM_DQ56 AE33
MEM_DQ57 AC32
MEM_DQ58 AB33
MEM_DQ59 AG30
MEM_DQ60 AF31
MEM_DQ61 AC30
MEM_DQ62 AB31
MEM_DQ63




<Variant Name>

Title		ATI-RC415MD (2 of 5) DDR2	
Size	Document Number	Rev	
A3	Y4A	-1	
Date:	Tuesday, January 23, 2007	Sheet	7 of 49

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



-1 Reserve for VBIOS setting




RC415 STRAPS

BMREQ#&HSYNC&VSYNC: FSB CLK SPEED

BMREQ#&HSYNC&VSYNC: FSB CLK SPEED




BMREQ#&HSYNC&VSYNC: FSB CLK SPEED




DAC_SCL: CPU VCC
DEFAULT: 1
1: DESKTOP
0: MOBILE





STRP_DATA: Debug strap
DEFAULT: 1
1: EPROM STRAPPING
0: MEMORY CHANNEL STRAPPING






SPD Address : A0






SPD Address : A2




LAYOUT: Locate close to DIMM

PARALLEL TERMINATION AND Decoupling Capacitor




CRT





LAYOUT NOTE :
CLOSE TO CRT CONNECTOR, THE TRACE IMPEDANCE BETWEEN NB AND 150OHM RESISTOR SHOULD BE 37.5OHM+/-15%, BETWEEN TWO 150OHM RESISTORS SHOULD BE 50OHM, BETWEEN 150OHM RESISTOR AND CONNECTOR SHOULD BE 75OHM+/-15%

Hsync & Vsync level shift




DDC_CLK & DATA level shift



S-Video

Y4B delete component for ME



R911-R913 EITHER CLOSE TO NB OR TV CONNECTOR, THE TRACE IMPEDANCE BETWEEN NB AND 75OHM RESISTOR SHOULD BE 37.5OHM+/-15%, THE TRACE IMPEDANCE BETWEEN 75OHM RESISTOR AND CONNECTOR SHOULD BE 75OHM+/-15%

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT/TV Connector

Size

Document Number

Y4A


Rev

-1





Date: Tuesday, January 23, 2007

Sheet 13 of 49

LED





LED's Location and Sequence




LCD/INVERTER/CCD CONN

TOP VIEW







LCD POWER




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.






Title			
INVERTER / LCD			
Size	Document Number		Rev
A3	Y4A		-1
Date:	Tuesday, January 23, 2007	Sheet 14 of	49





SB LAYOUT MODIFY
TRACE WIDTH = 20 mils







USB TO DEVICE	
PAIR	DEVICE
0	USB DEVICE1
1	USB DEVICE2
2	USB DEVICE3
3	USB DEVICE4
4	Bluetooth
5	New Card
6	Mini Card
7	New Card

REQUIRED STRAPS

19 AC97_DOUT
15,20 RTC_CLK
15,32 SB_CLK33_KBC
15 SB_PCI_CLK6
15 SB_PCI_CLK0
15 SB_CLK33_1394



15 RTC_IRQ#
15 SPDIF_OUT_STRAP
15,22 SB_CLK33_LAN
15 SB_CLK33_MINI
15,35 SB_PCLK_FWH
15,32,35 LPC_LFRAME#




PCI_CLK0 NONE
PCI_CLK1 IEEE1394
PCI_CLK2 LAN
PCI_CLK3 MINI
PCI_CLK4 KBC
PCI_CLK5 FWH
PCI_CLK6 NONE
PCI_CLK7 SPDIFOUT

					SB600		SB460	
PULL	AC_SDOUT	RTC_CLK	PCI_CLK4	PCI_CLK6	PCI_CLK0	PCI_CLK1	PCI_CLK0	PCI_CLK1
	USE DEBUG STRAPS	INTERNAL RTC DEFAULT	USE INT. PLL48	CPU IF=K8	ROM TYPE: H, H = PCI ROM H, L = SPI ROM L, H = LPC ROM L, L = FWH ROM	DEFAULT	ROM TYPE: H, H = PCI ROM H, L = LPC I ROM L, H = LPC II ROM L, L = FWH ROM	DEFAULT
PULL LOW	IGNORE DEBUG STRAPS DEFAULT	EXTERNAL RTC	USE EXT. 48MHZ DEFAULT	CPU IF=P4 DEFAULT	NOTE: FOR SB460, PCICLK[8:7] ARE CONNECTED TO SUBSTRATE BALLS PCICLK[1:0]			

PULL	ACPWRON	SPDIF_OUT	PCI_CLK2	PCI_CLK3	PCI_CLK5	LFRAME#
	MANUAL PWR ON DEFAULT	SIO 24MHz	XTAL MODE NOT SUPPORTED	USB PHY POWERDOWN DISABLE DEFAULT	PCIE_CM_SET LOW DEFAULT	ENABLE THERMTRIP# DEFAULT
PULL LOW	AUTO PWR ON	SIO 48MHz DEFAULT	48MHZ OSC MODE DEFAULT	USB PHY POWERDOWN ENABLE	PCIE_CM_SET HIGH	DISABLE THERMTRIP#

DEBUG STRAPS

16,28 PIDE_DACK#
15,22 PCI_AD28
15,22 PCI_AD27
15,22 PCI_AD26
15,22 PCI_AD25
15,22 PCI_AD24
15,22 PCI_AD23



	IDE_DACK#	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	BOOTFAILTIMER DISABLED DEFAULT
PULL LOW	USE SHORT RESET	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	BOOTFAILTIMER ENABLED

SB460 ONLY SB600 ONLY

SB600 ONLY

NOTE: FOR
SB460,
PCI_AD23 IS
RESERVED

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

SB460 STRAPPING PIN

Size

Document Number

Rev




A3

Y4A



-1

Date: Tuesday, January 23, 2007

Sheet 19 of 49






USB PORT



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
USB/MDC/BT and TV TURNER I/F		
Size	Document Number	Rev
A3	Y4A	-1
Date:	Tuesday, January 23, 2007	Sheet 21 of 49



LAN ONLY FOR 10/100


LAN Connector

10/100

Green - 100M
Yellow - Active
Orange - 10M


- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,6mil separation.
- 6.36mil between pairs and any other signal trace.
- 7.12 mil between other pairs.
- 8.Must not cross ground moat .

Change to 68.0H80P.30A



CHECK PIN DEFINE

Y4A-1




10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	LAN Connector		
Size	Document Number	Rev	
A3	Y4A	-1	
Date: Tuesday, January 23, 2007	Sheet 23	of 49	


	A	B	C	D	E
4					
3					
2					
1					


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
R5C832_PCI(1/2)			
Size	Document Number		Rev
A3	Y4A		-1
Date:	Tuesday, January 23, 2007	Sheet	24 of 49



緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
R5C832 1394 7IN1(2/2)			
Size	Document Number		Rev
A3	Y4A		-1
Date:	Tuesday, January 23, 2007	Sheet	25 of 49

Mini Card Connector







緯創資通





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
NEWCARD Connector		
Size	Document Number	Rev
A3	Y4A	-1
Date:	Tuesday, January 23, 2007	Sheet 27 of 49







Y4B







Planar

ID(Resv,1,0)=


Y4A,LAB: Resv,0,0

Y4A,ENG: Resv,0,1



Y4A,PD : Resv,1,0

Y4B,PD : Resv,1,1


COVER SWITCH




TOUCHPAD BUTTON SWITCH



Internal KeyBoard Connector




SB



MB PIN DEFINE	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
KB PIN DEFINE	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24

TOUCH PAD





LAUNCH BOARD SIDE




緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
LAUNCH / TOUCHPAD / KB CONN		
Size A3	Document Number Y4A	Rev -1
Date: Tuesday, January 23, 2007	Sheet 34	of 49


GOLDEN FINGER FOR DEBUG BOARD



Boot Device must have ID[3:0] = 0000
Has internal pull-down resistors
All may be left floated
FPET7 Elec. P3-46



Run Power




Power On Logic

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
PWR CTL LOGIC / PWR PLANE			
Size	Document Number	Rev	
A3	Y4A	-1	
Date:	Tuesday, January 23, 2007	Sheet	36 of 49

NB_SB POWERGOOD CIRCUIT




For RC415, SB_PWRGD need to be 50ms after WD_PWRGD

ALBACORE POWER UP SEQUENCE



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
POWERGOOD&ENABLES(1/2)			
Size	Document Number	Rev	
Custom	Y4A	-1	
Date:	Tuesday, January 23, 2007	Sheet	37 of 49



緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Power Block Diagram			
Size	Document Number		Rev
A3	Y4A		-1
Date:	Tuesday, January 23, 2007	Sheet 38 of 49	




TI TPS51116 for 1D8V and 0D9V

State

State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			TPS51116 1D8V/0D9V		
Size	Document Number		Y4A		Rev
A3					-1
Date:	Tuesday, January 23, 2007		Sheet	41	of 49




TI TPS51116 for 1D8V and 0D9V

State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
TPS51116 1D8V/0D9V		
Size	Document Number	Rev
A3	Y4A	-1
Date: Tuesday, January 23, 2007		
Sheet 41 of 49		




TI TPS51116 for 1D8V and 0D9V

State Table:

State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			TPS51116 1D8V/0D9V		
Size	A3	Document Number	Y4A		
Date:	Tuesday, January 23, 2007	Sheet	41	of	49
Rev	-1				



TI TPS51116 for 1D8V and 0D9V

State

State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
TPS51116 1D8V/0D9V		
Size	Document Number	Rev
A3	Y4A	-1
Date: Tuesday, January 23, 2007		
Sheet 41 of 49		

TI TPS51116 for 1D8V and 0D9V

State

State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
TPS51116 1D8V/0D9V		
Size	Document Number	Rev
A3	Y4A	-1
Date: Tuesday, January 23, 2007		
Sheet 41 of 49		

TI TPS51116 for 1D8V and 0D9V

State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
TPS51116 1D8V/0D9V		
Size	Document Number	Rev
A3	Y4A	-1
Date: Tuesday, January 23, 2007		
Sheet 41 of 49		




SKIP# > 2.4V : PWM mode
SKIP# = GND(,0.8V) : SKIP MODE
SKIP# = REF (1.7V~2.3V)/FloatNG
Ultrasonic MODE(25KHz min)


VTON = Vcc
3.3V = 300KHz
5V = 200KHz

NB CORE 1.2V

1D8V to 1D5V




1D5V to 1D2V




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			39.DC/DC 5V/3D3V/1D2V-2
Size	Document Number	Rev	
A3		Y4A	
Date:	Tuesday, January 23, 2007	Sheet	43 of 49

1D5V_LDO FOR NEW CARD




1D05V FOR CPU VCCP




1D8V_S5


MAX. = 300mA



Adaptor in to generate DCBATOUT





BATTERY CONNECTOR




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
AD/BAT CONN		
Size	Document Number	Rev
A3	Y4A	-1
Date: Tuesday, January 23, 2007		
Sheet 46 of 49		





MISC



PRT modification list for Layout:

CN10, SPD-CONN50-4R-14GP-U , K211-CB02A50R
U29, SKT-SODIMM20020U3GP, 1717254-4
U36, BGA479-SKT6-GPU3, BGA479-SKT-6H209U3

PRT modification list for Y4A BOM:

U28, 71.RC415.M01(version A11)
C570,C571,C532,C529, 78.47521.51L(second source: 78.47522.51L)
U57, 71.AL861.A0G(version D)
U31,U37, 84.01426.037
U32,U33,U34,U35, 84.01412.037
U49, 71.SB460.M04(version A12)
SPR7, 34.42T14.002
U29, 62.10017.A41
XF1, 68.0H80P.30A
MINIC1, 62.10043.261
SPR3,SPR5, 34.41P25.001
CN10, 20.80361.050
If U5 is P/N:74.01909.A74, DY R595(P/N:64.26715.6DL) and Q35(P/N:84.27002.J11)
If U5 is P/N:74.08725.A73, Add R595(P/N:64.26715.6DL) and Q35(P/N:84.27002.J11)

銅柱:

H1,H12,H20,H23,H29,H30, 34.46I14.001
H4,H5, 34.4B604.001
H31,H32, 34.4B601.001